Regviz

Microchip Technology /ATSAMS70Q20 /MPU /CTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAMV71J20/MPU/CTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENABLE)ENABLE 0 (HFNMIENA)HFNMIENA 0 (PRIVDEFENA)PRIVDEFENA

Description

MPU Control Register

Fields

ENABLE

Enables the MPU
HFNMIENA

Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers.
PRIVDEFENA

Enables privileged software access to the default memory map.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data